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ABSTRACT 1571 
A unity power factor converter capable of effecting 
either inversion (dc-to-dc) or rectification (ac-to-dc), 
and capable of providing bilateral power control from a 
DC source (or load) through an AC transmission line to 
a DC load (or source) for power flow in either direc- 
tion, is comprised of comparators for comparing the 
AC current i with an AC signal i,,f(or its phase inver- 
sion) derived from the AC ports to generate control 
signals to operate a switch control circuit for high speed 
switching to shape the AC current waveform to a sine 
waveform, and synchronize it in phase and frequency 
with the AC voltage at the AC ports, by selectively 
switching the connections to a series inductor as re- 
quired to increase or decrease the current i. 
. 
10 Claims, 6 Drawing Figures 
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UNITY POWER FACTOR CONVERTER 
ORIGIN OF INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958, Public Law 85-568 
(72 Stat. 435; 42 USC 2457). 
BACKGROUND OF THE INVENTION 
This invention relates to apparatus for achieving 
unity power factor for electrical loads, and more partic- 
ularly to an ac-to-dc or dc-to-ac converter with unity 
power factor at the AC port. Electric utility companies 
are vitally concerned about characteristics of user load 
currents because phase displacement of the waveforms 
of current with respect to supplied voltage waveforms 
create undesirable power-transmission losses resulting 
in a low power factor. 
The term power factor, used to characterize transmis- 
sion efficiency and to indicate how well the supplied 
power is utilized, is defined as the ratio of actual power 
to the product of effective voltage and current. For 
maximum efficiency of transmission of AC power, the 
voltage and current must be in phase at both the source 
and the load end of the transmission line. 
The maximum power factor is unity. Practical values, 
however, are often much lower due to reactive loads. 
while maintaining high power factor. This second con- 
verter is described in a paper presented at the 1977 
IEEE International Semiconductor Power Conversion 
Conference by Hans Kielgas and Reiner Nil1 titled 
“Converter Propulsion Systems with 3-Phase Induction 
Motors For Electric Traction Vehicles”. In a third 
converter, inductance is used in the DC line as well as 
in the AC line to filter internal high-frequency pulses. 
10 Very little is known about this third converter, and it 
has not been field tested. All of these converters operate 
only with a fixed DC bus, and this imposes severe limi- 
tations on potential applications. 
The approach of the second converter referred to 
15 above appears to have the greatest promise. A low- 
power transistorized ac-to-dc converter was assembled 
to examine the feasibility of extending applications to 
include adjustable DC voltage. It was found that an 
important restriction on this approach originates not 
2o from the controller but from the power stage configura- 
tion. DC voltage must be greater than peak AC voltage 
to control peak AC current. Otherwise, current can rise 
to the short-circuit value, limited only by the reactance 
25 of the inductor. Limiting short-circuit current with 
inductance is not practical in many cases because of the 
large inductor required. The significance of this consid- 
eration is to preclude use of the circuit in the important 
class of applications that require control of the AC 
Utility companies at times discourage large users of 3O current at low DC voltages, e.g. full range control of 
Power from creating low Power factors by assessing a 
rate penalty which is based upon measured power fat- 
DC motors. A converter which removes these and 
other constraints, and makes possible simplified load 
tor* In Other cases, the company may add inverse power factor correction to unity can have significant reactance at the load to compensate for load reactance, 
but that approach for increasing the power factor makes 35 
use of resonant circuits tuned to the fundamental line 
frequency, which requires reactive components that are 
extremely large and heavy. Furthermore, changes of 
load reactance lead to decreased power factor because In accordance with the present invention, a converter 
compensation reactance is fixed. 40 is provided which so controls ac-to-dc or dc-to-ac con- 
Some applications require conversion of AC source version that the voltage across an inductor coupling AC 
power to DC load power. Battery chargers and ac-to- ports to a storage capacitor through full wave rectifying 
dc ~ ~ n v e r t e r s  for control of variable S p e e d  DC motors diodes will cause the current through the inductor into 
Or for DC Power distribution, are examples. Supple- the capacitor to follow a reference current, ire5 where 
mentary AC utility power is sometimes generated from 45 the reference current is proportional to and in phase 
DC sources2 as arrays* The with the voltage, e, across the AC ports. The current, i, 
into the converter is thus controlled to be in phase with dc-to-ac or ac-to-dc converters degrade power trans- mission if unity power factor is not obtained. Conven- the voltage, e, across the AC ports, a condition required tional converters use rectifiers or switches with firing- 
ods in low power factor and have the added dis- lectively operating switches to effectively connect the 
advantage of requiring low-frequency filtering compo- inductor, Li, to the positive or negative terminal (+Vc 
nents, which also are large and heavy. or -Vc) of the storage capacitor, or to zero volts, de- 
Power transmission losses can be minimized if the pending upon whether i is greater or less than ire5 and 
power factor of the converter itself can be adjusted to 55 depending upon whether e is positive or negative. 
unity, instead of providing compensation to the utility While e is positive, it is connected to zero volts if i<iref 
Power line to mxxm~~odate Converters with Poor within the hysteresis tolerance of a comparator, and to 
power factors- Some efforts to develop converters with the positive terminal of the capacitor if i > ireJ and while 
impact on electrical power conservation, is the subject 
Of this 
SUMMARY OF THE INVENTION 
angle delay to control voltage conversion. Such 50 for unity power The control is achieved by se- 
unity power factor for such large loads as railway e is negative, it is connected to zero volts when i > irey 
tric locomotives are being made. One converter oper- 60 and to the negative 
ates with AC current pulses occuring at the fundamen- 
tal frequency of the utility line. These pulses are sym- 
metric with respect to peak AC voltage, but the pulsat- 
ing current generates high electromagnetic interference 
(EMI). In a second converter, developed for a constant- 65 Of this invention are set forth with particularity in the 
voltage application, inductance in series with the AC appended claims. The invention will best be understood 
line smooths high-frequency voltage pulses in the con- from the following description when read in connection 
verter to provide low EM1 and low harmonic content with the accompanying drawings. 
of the capacitor if i<irefi In 
that manner i is forced to follow i,,fwithin the hysteris 
The novel features that are considered characteristic 
Of the 
4.193,lll 
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BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a block diagram illustrating the manner in 
which a unity power factor (UPF) converter con- 
structed according to the present invention is used. 
FIG. 2 is a schematic diagram illustrating an exem- 
plary embodiment of the present invention. 
FIG. 3 illustrates schematically a switch which repre- 
sents the action of electronic switches in the circuit of 
FIG. 2. 
FIGS. 4a and 46 are graphs useful in understanding 
the present invention. 
FIG. 5 is an exemplary logic diagram of a specific 
exemplary embodiment of the switch controller in FIG. 
2. 
DESCRIPTION OF PREFERRED 
EMBODIMENTS 
The new dc-to-ac or ac-to-dc converter circuit to be 
described makes it possible to attain operation with 
unity power factor by the use of high frequency switch- 
ing which is responsive to a control signal to regulate 
the waveform and phase displacement of the AC port 
current. The arrangement shapes the AC current wave- 
form to a sinusoidal waveform and synchronizes it in 
phase and frequency with the AC voltage. Distortion is 
minimized by attenuating the fundamental and all har- 
monics of the switching frequency using small filters at 
the AC and DC ports. This is in contrast to the much 
larger filters required for use with resonant circuits 
operating at line frequency. The arrangement generates 
a low EMI. 
The circuit and its operating theory are described 
below. The new arrangement is capable of effecting 
either inversion (dc-to-ac) or rectification (ac-to-dc), 
and also has the unique capability to provide bilateral 
power control in the manner indicated in FIG. 1, for 
power flow in either direction between a unity power 
factor (UPF) converter 10 and a UPF converter 11. 
Potential applications are seen for interfacing AC and 
DC transmission lines; for integration with utility 
power grids receiving supplementary ac power from 
distributed DC power sources such as batteries, solar 
arrays, fuel cells, RTGs, and rotary electrical genera- 
tors Dowered bv wind, engine or heat: for load leveling 
4 
- V, if i is less than ir,/as shown in FIG. 46. Nominal 0 
is, of course circuit ground and +Vc and -Vc are the 
positive and negative terminals of a storage capacitor C. 
Inductor L1 limits the rate at which i changes and main- 
5 tains continuous AC current flow. An inductor L2 simi- 
larly limits the rate at which current to the DC ports 
changes. In practice, a small low-pass filter at the AC 
port would be sufficient to attenuate high-frequency 
ripple components of i resulting from the switchings 
10 within the hysteresis band at the high frequency rate 
which is chosen for that purpose, leaving only the de- 
sired fundamental frequency component. The AC cur- 
rent amplitude is completely determined by the control- 
ler and is adjustable through patentiometer 16. It is 
15 independent of inductance, AC frequency and DC volt- 
age amplitude, so controllability is excellent. 
Referring again to FIG. 2, the unity power factor 
converter is shown coupling an AC source (or load) 12 
to a DC load (or source) 13. It should thus be under- 
20 stood that the converter may be used to couple a DC 
source to an AC load as well as an AC source to a DC 
load. In either case, transistors Q1 through Qs are 
switched at a high frequency by a controller 14 to pro- 
duce unity power factor at the AC port by causing AC 
25 current, i, to be in phase with AC voltage, e. In other 
words the control unit determines the switching neces- 
sary to create a sinusoidal AC current waveform that is 
synchronized in frequency and phase with the AC volt- 
age across the AC source (or load). 
For convenience in describing the organization and 
operation of the converter, reference will only be made 
to converting an AC voltage from a source to a load, it 
being understood that, under the reciprocal-energy 
theorem, a DC voltage, E, may be applied at the DC 
35 ports and an AC current derived at the AC ports with 
the current still controlled to be in phase with the volt- 
age at the AC ports. In other words, the converter to be 
described as an ac-to-dc converter is a reciprocal con- 
verter. All that is necessary to operate it as a dc-to-ac 
40 converter is to effectively connect the AC ports to the 
controller 14 through an inverter 15. A switch S2 is 
shown for that purpose, but in practice a converter 
would be dedicated to either ac-to-dc or dc-to-ac con- 
version at the time of final assembly, although if all 
45 converters are assembled as dc-to-ac, they can be dedi- 
30 
using electricai power from various sources including cated to a use for ac-to-dc conversion by simply remov- 
those mentioned; for full range, smooth speed control of ing the inverter and substituting a direct connecting 
large and small DC motors, with or without regenera- lead. In either case, the voltage e across the AC ports is 
tion capability from AC sources; for operation of elec- tapped through a potentiometer 16 to provide a singal, 
tric trains and vehicles, and for industrial process con- 50 ire5 to compare with the signal i in the controller 14. 
trol. The arrangement also makes it possible to operate As noted hereinbefore, an inductor L1 is employed to 
with a DC voltage which can be adjusted higher or couple the AC source to the storage capacitor C, and an 
lower than the peak AC voltage. inductor L2 is employed to couple the storage capacitor 
A simplified schematic of a unity power factor con- to the load. These function as filters to attenuate the 
verter is shown in FIG. 2. The AC voltage and current 55 fundamental and all harmonics of the switching fre- 
at AC ports, and DC voltage at DC ports are respec- quency to minimize distortion. Four diodes D1 through 
tively designated as e, i and E. In response to sensed D4 are connected in a bridge network across the AC 
signals +e, and i the controller determines which of port to provide full-wave rectification. The output of 
the transistor switches QI through Q5 are to be turned the bridge is connected to the storage capacitor C in 
on to emulate the action of a switch S, indicated in FIG. 60 series with the transistor Q5 and with a diode D5 that is 
3 which is shifted from the nominal 0 position to either in parallel with the transistor Q5. The transistors Q1 
the +Vc or the -Vc position or from one of those through 4 4  are also connected in a bridge circuit across 
positions to another, in order to make i proportional to the AC ports with the respective transistors Q1 through 
e within a hysteresis band indicated in FIG. 4a for the 44 in parallel with the diodes D1 through D4. By itself, 
special case of e positive, which is to connect the switch 65 the diode bridge would rectify the AC input voltage to 
to 0 if i is less than ire5 where irefis proportional to e, and charge the capacitor with the polarity shown for posi- 
to +V, if i is greater than ire? While e is negative, the tive DC output to the load. However, the various tran- 
switch is connected to 0 if 1 is greater than ire5 and to sistors are selectively switched at high frequency to so 
5 
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shunt the diodes in the bridge, and the diode D5 as to 
cause the current i through the inductor L1 to follow 
the reference current, ire5 derived from the source volt- 
age e, and synchronized in phase and frequency with 
the source voltage e. Once the current i is caused to be 
in phase with the voltage e, the condition required for 
unity power factor is achieved. 
The scheme described with reference to FIGS. k 
and 46 for the controller 14 may be implemented in a 1o 
number of ways that will readily occur to one skilled in 
the art. For example, a saturable operational amplifier 
(comparator) could be used to continually monitor the 
polarity of the signal e and produce a logic level 1 when 
positive and a logic level 0 when negative. The current 15 
signal i could then be compared with the current signal 
i,ef using a simple differential amplifier circuit which 
performs the function, 
Eo= A (E~--EI) 20 
where E2 is proportional to irefand E1 is proportional to 
i, followed by a saturable operational amplifier which 
again yields a logic level 1 when positive, i.e. when 
i<ire5 and a logic level 0 when negative, i.e., when 25 
i > ireJ The controller logic could then be implemented 
in accordance with the following table. 
e i-&f Va 30 
+ + (true) 0 + - (false) + v c  + (true) - Vc 
- - (false) 0 
_ 
35 
An alternative implementation for the switch control- 
ler 14, which is preferred because of the manner in 
which voltage signals proportional to the signals i and 
i,fare derived in FIG. 2, will now be described with 
reference to FIG. 5. An advantage of this preferred 
implementation is that it is then not necessary to moni- 
tor the polarity of the voltage, e. Instead, two compara- 
tors 21 and 22 are employed to compare the current i 
with the reference current i,,fwhich is proportional to 45 
and in phase with the voltage e. The first comparator 21 
has a narrow hysteresis, and it performs essentially the 
same function as the current comparator in the scheme 
discussed above. The second comparator 22 has a wider 
hysteresis for the purpose of determining by inference 50 
whether the sign of the voltage e is positive or negative. 
Assuming the following hysteresis levels: 
55 
60 
where i+ and i- correspond to the hysteresis levels of 
the comparator 21 with narrow hysteresis relative to 
the reference signal, and i+ + and i- - correspond to a 
reference comparator 22 with wider hysteresis relative 
to the reference, crossing or exceeding these hysteresis 65 
levels with the signal i as it is compared with the refer- 
ence iref will produce the conditions of the following 
table where iI=i+, i- and i2&+ +, i- - 
i i  i2 V a  QI 4 2  43 4 4  QS 
i-  i - -  -cV, 0 1 1 0 1 . -  
i +  i-- 0 1 0 1 1 0  
~~~ 
When the sign of both comparators is negative, i.e., 
when i+ and i++ are both exceeded transistor switches 
Q2,Q3 and 45 are closed to connect terminal +Vcof the 
storage capacitor to the inductor L1. When the sign of 
both comparators is positive, Le., when i- and i-- are 
both exceeded, the transistor switches Q1, Q4and 45 are 
closed to connect terminal -Vcof the storage capacitor 
to the inductor L1. At all other times transistor switches 
Q1, Q3 and 4 4  are closed to connect the inductor to the 
current return line, thus avoiding any contribution of 
positive or negative current from the storage capacitor. 
An exemplary logic network for implementing this 
table is shown in FIG. 5. For example, if the outputs of 
both comparators 21 and 22 are “positive”, i.e., logic 
level 1 for i- and i-- exceeded, gates GI  to G3 and 
inverters I1 to 14 cooperate with drivers23 through 27 
to produce the signals A, B, C, I9 and F. Similarly, if 
both outputs are “negative”, Le., logic level 0 fori+ - -  and 
- i+ +-exceed_ed they cooperate to produce signals A, B, 
C, D and F. The other combinations follow logically, 
but in following the logic through, it should be noted 
that transistors Q1 and 4 4  are npn transistors which 
require a logic 1 signal to turn them on, while all other 
transistors are pnp transistors which require a logic 0 
signal to turn them on. The drivers 24,25 and 27 include 
an inverting stage at the output while the drivers 23 and 
26 do not in order to maintain the proper signal drive 
levels to turn the transistors on selectively in the imple- 
mentation shown. 
In summary, diodes D1 through D4 provide a diode 
bridge for full wave rectification. One output terminal 
of the bridge is connected directly to the negative 
(-Vc) terminal of the storage capacitor C, and the 
other is connected to the positive (+ Vc) terminal of the 
storage capacitor by a fifth diode D5. The transistors 
Q1 through Q5 connected in parallel with respective 
diodes D1 through D5 are selectively turned on to shunt 
the diodes and thus selectively connect the inductor L1 
to the positive (+Vc) and negative ( -Vc) terminals of 
the capacitor, or to the return current path (0) through 
a resistor 17. 
The terminal, +Vcis connected to the inductance L1 
by turning on transistors Q3 and Q5 while the terminal 
-Vc is connected to a return current path through the 
resistor 17 by turning on transistor 4 2 .  To connect 
-Vc to the inductance El, transistor Q1 is turned on 
while transistors 4 4  and Q5 are also turned on to con- 
nect +Vc to the return current path. To effectively 
connect 0 to the inductor, transistors Q1,43 and 4 4  are 
turned on. In that manner the transistors Q1 through Q5 
implement the operation of the switch SI illustrated in 
FIG. 3. There may, of course, be other combinations of 
transistors turned on to achieve the same results, but it 
is important to note that without transistor Q5, it is not 
possible to selectively connect + V ,  0 or -VC to the 
inductance El. For instance, to connect 0, transistors 
Qi and 4 2  may be turned on, while transistor Q5 is held 
off, instead of transistors Q1, Q3 and 44. Consequently, 
the switch control logic may be implemented in other 
ways than that shown. There are several advantages of 
7 
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this arrangement over that of Reiner and Nill, supra. 
This arrangement will permit the voltage at the DC 
ports to go to zeo under some feedback load control, 
and will provide for bidirectional power flow, i.e., pro- 
vide for either AC to DC conversion (rectification) or 5 
DC to AC conversion (inversion) with unity power 
factor at the AC ports, i.e., with the current i in phase 
with the voltage e at the AC ports. All that is required 
for the latter (inversion) is for the phase of the signal i,f 
that is proportional to e to be 180" out of phase with e 10 
instead of in phase with e. 
Although particular embodiments of the invention 
have been described and illustrated herein, it is recog- 
nized that modifications and variations may readily 
occur to those skilled in the art. It is therefore intended 15 
that the claims be interpreted to cover such modifica- 
tions sand variations. 
What is claimed is: 
1. A unity power factor conversion circuit, capable of 
effecting either dc-to-ac or ac-to-dc conversion, and 20 
capable of providing bilateral power control from a DC 
source, or load, at DC ports to an AC load, or source, 
at AC ports using a storage capacitor and a full wave 
rectifier to store energy in said capacitor from said AC 
ports, said circuit having a fwst inductor to couple said 25 
AC ports to said capacitor and a second inductor to 
couple said DC ports to said capacitor, means for selec- 
tively switching at high speed said first inductor to 
+V, at a positive terminal of said capacitor, -V, at a 
negative terminal of said capacitor, or to zero volts at a 30 
point on the current return path of said AC source, or 
load, and means responsive to a comparison of the cur- 
rent i through said first inductor with a reference cur- 
rent i,fproportional to and in a predetermined in phase 
or antiphase relationship with the voltage e of said AC 35 
source, or load, for controlling said high speed switch- 
ing means to connect said first inductor to the positive 
or negative terminal of said storage capacitor, or to zero 
volts, depending upon whether i is greaier or less than 
irefi and depending upon whether the voltage e is posi- 40 
tive or negative, such that when e is positive, said first 
inductor is connected to zero volts if i<i,gand to the 
positive terminal of said capacitor ifi>irefi and when e 
is negative, said first inductor is connected to zero volts 
when i<ir$and to the negative terminal of said capaci- 45 
tor if i<ref, whereby the AC source, or load, current i 
is forced to follow the voltage e. 
2. A unity power factor conversion circuit as defined 
in claim 1 wherein said reference current ire+ in phase 
with said voltage e for AC to DC conversion. 
3. A unity power factor conversion circuit as defrned 
in claim 1 wherein said reference current i,fis in anti- 
phase with said voltage e for DC to AC conversion. 
4. A unity power factor conversion circuit as defined 
in claim 2 with a second circuit identical to the fmt, 55 
except that the second includes means for inverting the 
phase of the reference current i,fi and an AC transmis- 
sion line connecting the two circuits at their AC ports 
to transmit power from a DC source connected to the 
second circuit to a DC load connected to the first cir- 60 
cuit. 
5. A unity power factor converter having two AC 
terminals and two DC terminals comprising 
a storage capacitor, 
an inductor, 65 
a diode, 
full-wave rectification means having two input temi- 
nals and two output terminals, one input terminal 
50 
connected to one of said two AC terminals by said 
inductor and the other input terminal connected to 
the other of said AC input terminals, one output 
terminal connected to one terminal of said capaci- 
tor, and the other output terminal connected to 
both one DC terminal and the other terminal of 
said capacitor through said diode polarized to con- 
duct current to said capacitor, 
DC filter means for coupling said other terminal of 
said capacitor to the other one of said DC termi- 
nals, 
electronic switching means for selectively connecting 
either said one terminal of said capacitor to said 
one input terminal of said rectifying means while 
the remaining terminal of said capacitor is COE- 
neckd to said other input terminal or mid rectify- 
ing means, or said other terminal of said capacitor 
to said one input terminal of said rectifying means 
while the remaining terminal of said capacitor is 
connected to the said other terminal of said rectify- 
ing means, or to connect one input terminal of said 
rectifying means, or to connect one input terminal 
of said rectifying means to the other input terminal 
of said rectifying means, in response OS contml 
signals, 
means for deriving a reference signal proportional to 
the voltage across said AC terminals with a prede- 
termined constant phase relationship, 
means for deriving a second signal propoi-tiona! to 
current through said inductor, and 
control means for producing said control signals as B 
function of said reference signal and said second 
signal depending upon whether the second s i g d  is 
greater or less than the reference signal, and de- 
p~ndhng upon whether the voltage across said AC 
terminals is of one polarity or the other, to forcc 
the second signal to follow the reference signal, 
whereby a predetermined phase relationship is 
maintained between current through said inductor 
and the voltage across said AC terminals, where 
said phase relationship is in phase for ac-to-dc in- 
version, and in antiphase for dc-to-ac conversion, 
with unity power factor conversion in either case. 
6. A unity power factor converter as defined in claim 
5 wherein said full-wave rectification means is corn- 
prised of a diode bridge comprised of four diodes, and 
said switching means is comprised of five transistors 
each connected in parallel with a different one of said 
one coupling diode and said four bridge diodes, each OF 
said transistors being operative to conduct current in a 
direction opposite current through the diode across 
which it is connected to shunt the diode when the tran- 
sistor is turned on. 
7. A unity power factor converter as defined in claim 
5 wherein said control means is comprised of a first 
comparator with narrow hysteresis and a second com- 
parator with wider hysteresis, each of said first and 
second comparators being connected to said rsference 
signal and said sc sond signa! to produce an output sig- 
nal proportional to the reference signal minus the scc- 
ond signal, and logic means responsive to the output of 
both comparators to connect the one terminal of said 
capacitor to said inductor connected to one AC termi- 
nal when the output of said comparators are both posi- 
tive and to connect the other terminal of said capacitor 
to the other AC terminal, to connect the other terminal 
of said capacitor to said inductor connected to one AC 
terminal when the output of said comparators are both 
4,193,111 
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negative and to connect the one terminal of said capaci- 
tor to the other AC terminal, and at all other times to 
connect the inductor connected to one AC terminal to 
the other AC terminals. 
7 wherein said fullwave rectification means is com- 
prised of a diode bridge comprised of four diodes, and 
each connected in parallel with a different one of said 
one coupling diode and said four bridge diodes, each of 10 for dc-to-ac conversion. 
direction opposite current through the diode across 
which it is connected to shunt the diode when the tran- 
sistor is turned on. 
9. A unity power factor converter as defined in claim 
A unity power factor converter as defined in 8 wherein phase relationship is in phase for ac-to-dc 
inversion* 
claim 8 wherein said phase relationship is in antiphase 
said switching means is comprised of five transistors lo* A unity power factor converter as defined in 
said transistors being operative to conduct current in a * * * * *  
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